10/036,831

	U	1	Document ID	Date	Pag es	Title	Current OR	Current XRef	Retrieva l Classif	I INVONTAGE
1	Ø	0	US 5239271 A	1993082 4	9	Microwave synthesizer	327/105			Ben-Efraim, Gideon
2	Ø	0	US 6115586 A	2000090 5	12	Multiple loop synthesizer for radio frequency signals, has three phase locked loops with single sideband mixer between second and third phase locked loops				BEZZAM, I et al.
3	Ø	0	US 6115586 A	2000090 5	12	Multiple loop radio frequency synthesizer	455/112	327/105; 327/113; 332/117; 455/113; 455/118; 455/126; 455/76		Bezzam, Ignatius et al.
4	Ø		US 6356810 B1	2002031 2	32	Programmable frequency reference for a signal synthesizer	700/298	331/177R; 331/18		Bradley, Donald A.
5	Ø		US 6191657 B1	2001022 0	7	Frequency synthesizer with a phase-locked loop with multiple fractional division	331/1A	331/25		Brunet, Elie et al.
6	Ø		US 5508659 A	1996041 6		Single loop frequency synthesizer with direct digital synthesis	331/16	327/105; 327/156; 331/14; 331/17; 331/18; 455/260		Brunet, Elie et al.
7	×		US 3805181 A	1974041 6	8	FREQUENCY SYNTHESIZER WITH MULTIPLE CONTROL LOOPS	331/2	331/11; 331/14; 331/19		Charbonnier, Roger
8	Ø		US 4862109 A	1989082 9	6	Processor controlled phase locked loop multi-band frequency synthesizer	331/16	331/25		Cowley, Nicholas P.
9	Ø		US 6005443 A	1999122 1	11	Phase locked loop frequency synthesizer for multi-band application	331/14	331/16; 331/17; 331/25		Damgaard, Morten et al.
10	Ø		4912432 A	<i>'</i>	12	synthesizer	441//	331/25; 331/31		Galani, Zvi et al.
11	Ø	4 "I I	US 5777521 A	1998070 7		Parallel accumulator fractional-n frequency synthesizer		331/25; 377/48		Gillig, Steven F. et al.

04/01/2004, EAST Version: 1.4.1

<u> </u>	<u> </u>	Г	Document	Issue	Pag		Current	Current	Retrieva	
	U	1	ID	Date	es	Title	OR	XRef	l Classif	Inventors
12	Ø	0	US 5028887 A	1991070 2	15	Direct digital synthesizer driven phase lock loop frequency synthesizer with hard limiter	331/18	327/107; 331/25; 708/276		Gilmore, Robert P.
13	Ø	٥	US 4965533 A	1990102 3	11	Direct digital synthesizer driven phase lock loop frequency synthesizer	331/18	331/25		Gilmore, Robert P.
14	Ø	0	US 5055803 A	1991100 8	9	Parameter tolerant PLL synthesizer	331/17	331/1A; 331/16; 331/25		Hietala, Alexander W.
15	Ø		US 6172937 B1	2001010 9	11	Multiple synthesizer based timing signal generation scheme	3 <u>65/23</u> 3	365/193	1	Ilkbahar, Alper et al.
16	Ø	0	US 6373344 B1	2002041 6	18	High performance dual-YTO microwave synthesizer	331/96	331/175; 331/34		Mar, Wing J.
17	Ø	0	US 5128633 A	1992070 7	10	Multi-loop synthesizer	331/2	327/105; 331/25		Martin, Frederick L. et al.
18	Ø	0	US 6028460 A	2000022 2	11	Hybrid analog-digital phase lock loop multi-frequency synthesizer	327/105	327/156; 327/159; 331/11		McCollum, Robert L. et al.
19	Ø	0	US 6229494 B1	2001050 8	20	Radiation synthesizer systems and methods	343/741	343/701	1	Merenda, Joseph T.
20	Ø	0	US 5365202 A	1994111 5		PLL frequency synthesizer using plural phase comparisons	331/12	331/17; 331/25		Mori, Kazuhiro
21	⊠		US 4839603 A	1989061 3		Multiple-loop microwave frequency synthesizer using two phase lockloops	3 <u>27/10</u> 5	327/113; 331/2; 331/22		Mower, Vaughn L. et al.
22			US 6216254 B1	2001041 0		Integrated circuit design using a frequency synthesizer that automatically ensures testability	716/5	324/76.39; 324/76.41; 324/76.53; 326/39; 713/500; 714/733; 716/16; 716/2; 716/4; 716/7		Pesce, Michael S. et al.

	ับ	1	Document ID	Issue Date	Pag es	Title	Current OR	Current XRef	Retrieva l Classif	Inventors
23	Ø		US 4458329 A	1984070 3	6	Frequency synthesizer including a fractional multiplier	708/845	327/105; 331/2; 708/103; 708/835		Remy, Joel
24	Ø		US 4225830 A	1980093 0		Plural phase locked loop frequency synthesizer	331/2	331/25		Remy, Joel
25	Ø		US 200201405 12 A1	2002100 3		Polyphase noise-shaping fractional-N frequency synthesizer	331/11	331/17; 331/18; 331/25		Stockton, David
26	Ø		US 6509800 B2	2003012 1		Polyphase noise-shaping fractional-N frequency synthesizer	331/11	327/115; 331/10		Stockton, David
27	Ø	0	US 3959737 A	1976052 5		Frequency synthesizer having fractional frequency divider in phase-locked loop	331/1A	331/11; 331/17; 331/25; 377/48		Tanis, William J.
28	Ø	0	US 5258724 A	1993110 2		Frequency synthesizer	331/1A	327/105; 327/28; 331/10; 331/25		Tanis, William J. et al.
29	Ø		US 5146187 A	1992090 8		Synthesizer loop filter for scanning receivers	331/17	331/16; 331/25; 333/174		Vandegraaf, Johannes J.
30	Ø		US 5146186 A	1992090 8		Programmable-step, high-resolution frequency synthesizer which substantially eliminates spurious frequencies without adversely affecting phase noise	331/16	331/11; 331/18; 331/19; 455/260		Vella, Paul L.
31	⊠		US 4320357 A	1982031 6		VHF-FM Frequency synthesizer	331/16	331/179; 331/18; 331/25; 332/127		Wulfsberg, Paul G. et al.
32	Ø		US 5332978 A	1994072 6	15	Frequency synthesizer	331/2	331/11; 331/14; 331/25		Yabuki, Hiroyuki et al.



(12) United States Patent Mar

(10) Patent No.:

US 6,373,344 B1

(45) Date of Patent:

Apr. 16, 2002

(54). HIGH PERFORMANCE DUAL-YTO MICROWAVE SYNTHESIZER

(75) Inventor: Wing J. Mar, Rohnert Park, CA (US)

(73) Assignce: Agilent Technologies, Inc., Palo Alto,

CA (US)

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/733,877

(22) Filed: Dec. 8, 2000

(51) Int. Cl.⁷ H03B 5/18

(52) U.S. Cl. 331/96; 331/34; 331/175

(56) References Cited

U.S. PATENT DOCUMENTS

4,887,052 A	٠	12/1989	Murakami et al 331/96
5,119,035 A	٠	6/1992	Goy et al 324/639
5,200,713 A	•	4/1993	Grace et al 331/49


^{*} cited by examiner

Primary Examiner-David Mis

(57) ABSTRACT

A microwave synthesizer apparatus features very low phase noise, fine frequency resolution and wide tuning range coverage. The microwave synthesizer apparatus utilizes a fundamental offset source in an offset phase lock loop (PLL) to translate an output signal Fout to a lower IF signal Fif for locking to a low frequency interpolation signal Fint. The use of the fundamental offset source instead of the conventional multiple frequency offset signal from a comb generator or sampler results in superior phase noise and spurious performance. The synthesizer comprises a main signal loop having a main loop VCO that produces an output signal Fout and an offset signal loop having an offset VCO that produces an output signal Fos. The signals Fos and Fout are mixed in the main loop to control the frequency of the signal Fout. The main loop VCO and the offset loop VCO preferably are YIG-tuned Oscillators (YTOs) that share a main coil. Moreover, the main YTO and the offset YTO preferably have a common housing and further, each of the main YTO and the offset YTO has a separate FM coil. The use of a dual YTO in the microwave synthesizer apparatus minimizes overall cost and power consumption of the synthesizer by combining the dual YTO in the single package. In one embodiment, the microwave synthesizer further comprises a mode selection feature that selects between operation of the synthesizer in an offset or dual loop mode and a variable divider or single loop mode. In another embodiment, the microwave synthesizer further comprises a selectable frequency divider that produces the output signal Fos with a smaller frequency step size.

26 Claims, 6 Drawing Sheets





US005152005A

United States Patent [19]

Bickley

[11] Patent Number:

5,152,005

45] Date of Patent:

Sep. 29, 1992

[54] HIGH RESOLUTION FREQUENCY SYNTHESIS.

[75] Inventor: Robert H. Bickley, Scottsdale, Ariz.

[73] Assignee: Motorola, Inc., Schaumburg, Ill.

[21] Appl. No.: 774,173

[22] Filed: Oct. 15, 1991

Related U.S. Application Data

[63]	Continuation of Ser. I	No. 468,440	, Jan. 22,	1990,	aban-
	doned.				

[51]	Int. Cl.5	 H04B	1/40;	Н04В	17/02;

H03L 7/00 [52] U.S. Cl. 455/76; 455/165.1; 455/182.1; 455/183.1; 455/192.1; 455/260;

331/2; 331/25

[56] References Cited

U.S. PATENT DOCUMENTS

		Fukumura	
4,791,387	12/1988	Hasegawa et al 331/2	
4,940,950	7/1990	Helfrick 455/260	
		Hapeyama 455/260	

OTHER PUBLICATIONS

IEEE, vol. CE-24, No. 1, Feb. 1978 "A New Design Technique for Digital PLL Synthesizers", BREEZE, E.

Primary Examiner—Reinhard J. Eisenzopf


Assistant Examiner-Andrew Faile

Attorney, Agent, or Firm-Robert M. Handy; Maurice J. Jones

7] ABSTRACT

The synthesizer includes an output PLL having a divide-by-N1 divider in its feedback loop. The output PLL is couples through frequency offset circuitry to receive a reference signal from a driver PLL having a divide-by-N2 divider in its feedback loop. Another divide-by-N1 divider coupled a reference oscillator to the driver PLL. The reference oscillator provides another reference signal. As a result, the setting for N1 controls the course frequency tuning and the setting for N2 controls the fine frequency tuning of the synthesizer which provides any one of a plurality of selectable predetermined output frequencies. The adjacent selectable frequencies are closer together than the frequencies of the reference signals. The synthesizer has a simple configuration and provides a high degree of output frequency resolution, fast acquisition and low noise.

37 Claims, 3 Drawing Sheets



L Number	Hits	Search Text	DB	Time stamp
1	55	(@ad<=20011021) and (multiple or multi\$3) near3 loop\$1 near3	USPAT;	2004/04/01 15:04
		synthesizer\$1	US-PGPUB;	
			DERWENT	
2	9	((@ad<=20011021) and (multiple or multi\$3) near3 loop\$1 near3	USPAT;	2004/04/01 15:04
' I		synthesizer\$1) and fine and coarse	US-PGPUB;	
			DERWENT	
3	6	(((@ad<=20011021) and (multiple or multi\$3) near3 loop\$1 near3	USPAT;	2004/04/01 15:04
		synthesizer\$1) and fine and coarse) and mixer	US-PGPUB;	
			DERWENT	